Search results
19 hours ago · settings of the descriptor and data write/read transfers (Cacheable, Bufferable/Posted). When CCI is enabled in the design, DWC3 core GSBUSCFG0. cache bits must be updated to support CCI enabled transfers in USB. To program GSBUSCFG0 cache bits create a software node property. in AMD-xilinx dwc3 glue driver and pass it to dwc3 core.
1 day ago · My Vivado project contains Xilinx ip-cores. I want to model everything in Modelsim. It is useless to choose the Modelsim simulator in the simulation settings, because it takes a VERY long time to load this way. I usually create .do-files for Modelsim and so build the project. In this case, it is not possible to do so simply, because ip-cores ...
5 days ago · jammy/linux-xilinx-zynqmp: <version to be filled> -proposed tracker. Bug #2072056 reported by Stefan Bader on 2024-07-04. 12. This bug affects 1 person. Affects.
19 hours ago · Advanced Micro Device’s Xilinx produces space-grade Virtex-5QV FPGA, while Microchip develops radiation-tolerant RTG4, RTAX-S/SL and RTAX-DSP series FPGAs. Intel’s Agilex series is a defense ...
1 day ago · I have run the simulations in example design and observed that this is not the normal behavior for Xilinx IP. I have also reached to xdma registers with dd command from system terminal and dd command produces a single read request. Using the command; sudo dd if=/dev/mem bs=1 count=1 skip=$((0xa2100000 / 1)) status=none | hexdump -e '1/4 "%08x\n"'
